PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : B24B 37/04, H01L 21/306	A1	(11) International Publication Number: WO 97/47433 (43) International Publication Date: 18 December 1997 (18.12.97)
(21) International Application Number: PCT/US (22) International Filing Date: 6 June 1997 ((81) Designated States: DE, GB, JP, KR, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC,
(30) Priority Data: 08/662,678 14 June 1996 (14.06.96)	τ	Published With international search report.
(71) Applicant: SPEEDFAM CORPORATION [US/US]; 3 54th Street, Chandler, AZ 85226 (US).	305 Noi	th
(72) Inventor: FRUITMAN, Clinton, O.; 3 N. Galax Chandler, AZ 85226 (US).	y Driv	е,
(74) Agents: HILYARD, Chad, S. et al.; Snell & Wilr Arizona Center, 400 East Van Buren, Phoenix, A. 0001 (US).		

(54) Title: METHODS AND APPARATUS FOR THE CHEMICAL MECHANICAL PLANARIZATION OF ELECTRONIC DEVICES





(57) Abstract

A lapping pad (31) used to polish wafers in a CMP process comprising a substantially flat surface (32) having relatively few surface irregularities (34). The lapping pad (31) is suitably made from a porous material which permits the adsorption and/or entrainment of suitable slurries, for example, aqueous high pH slurries comprising colloidal silica, or the like. Moreover, pad (31) is relatively pliable to permit the undersurface of pad (31) to conform to the global topography of a workpiece (12) being polished without damaging the delicate microstructures (24) associated with workpiece (12) as pressures are applied between pad (31) and workpiece (12). Finally, the flat surface (32) of pad (31) urges particles (14) onto surface (18) of workpiece (12) more uniformly, thereby resulting in a more uniform planar surface (18) of workpiece (12).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	A Ibania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia :	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Larvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	-Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	11E	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Tsrael	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ.	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NI.	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	u	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

METHODS AND APPARATUS FOR THE CHEMICAL MECHANICAL PLANARIZATION OF ELECTRONIC DEVICES

Technical Field

e gerinde et

5

10

15

20

.25

The present invention relates, generally, to methods and apparatus for the planarization and fine finishing of flat surfaces in the microelectronics industry and, more particularly, to the use of a substantially flat, non-cellular pad in a chemical mechanical planarization (CMP) process.

Background Art and Technical Problems

Chemical mechanical planarization ("CMP") is widely used in the microelectronics industry. A typical CMP process involves polishing back built up insulating layers of insulators or conductors on integrated circuit chips during manufacture.

More particularly, a resinous polishing pad having a cellular structure is employed in conjunction with a slurry, for example a water-based slurry comprising colloidal silica particles. When pressure is applied between the polishing pad in the workpiece (e.g., silicon wafer) being polished, mechanical stresses are concentrated on the exposed edges of the adjoining cells in the cellular pad. Abrasive particles within the slurry concentrated on these edges tend to create zones of localized high stress at the workpiece in the vicinity of the exposed edges of the polishing pad. This localized pressure creates mechanical strain on the chemical bonds comprising the surface being polished, rendering the chemical bonds more susceptible to chemical attack or corrosion (e.g., stress corrosion). Consequently, microscopic regions are removed from the surface being polished, enhancing planarity of the polished surface. See, for example, Arai, et al., U.S. Patent No. 5,099,614, issued March, 1992; Karlsrud, U.S. Patent No. 5,498,196, issued March, 1996; Arai, et al., U.S. Patent No. 4, 805,348, issued February, 1989; Karlsrud et al., U.S. Patent No. 5,329,732, issued July, 1994; and Karlsrud et al., U.S. Patent No. 5,498,199, issued March, 1996. For a further discussion of presently known lapping and planarization

techniques. By this reference, the entire disclosures of the foregoing patents are hereby incorporated her in.

Presently known polishing techniques are unsatisfactory in several regards. For example, as the size of microelectronic structures used in integrated circuits decreases, and further as the number of microelectronic structures on current and future generation integrated circuits increases, the degree of planarity required increases dramatically. For example, the high degree of accuracy of current lithographic techniques or smaller devices requires increasingly flatter surfaces. Presently known polishing techniques are believed to be inadequate to produce the degree of planarity and uniformity across the relatively large surfaces of silicon wafers used in integrated circuits, particularly for future generations.

Presently known polishing techniques are also unsatisfactory in that the cellular structure of the polishing pad tends to generate heat at the interface between the pad and the workpiece. The presence of heat is problematic in that it tends to dry the slurry in the vicinity of large workpiece centers. As a polishing pad moves radially inward across the surface of a circular wafer, it has been observed that the slurry can dehydrate unevenly across the surface of the workpiece. Consequently, the polishing effect of the pad can be non-uniform across the surface of the workpiece, resulting in non-uniform planarization effects.

Chemical mechanical planarization techniques and materials are thus needed which will permit a higher degree of planarization and uniformity of that planarization over the entire surface of integrated circuit structures.

Summary of the Invention

In accordance with a preferred exemplary embodiment of the present invention, a chemical mechanical planarization process employs a non-cellular surface or pad in lieu of the traditional cellular polishing pad employed in presently known CMP processes. Such a flat or non-cellular pad dramatically reduces the number of stress concentration points over a given surface area of contact between the polishing pad and the workpiece being polished, resulting

5

10

15

20

25

in a more uniform planarization across the workpiece surface. In accordance with a further aspect of the present invention, the us of a non-cellular pad also may have the effect of reducing the extent to which the pad bends over device topographies due to the lack of a cellular nap. In accordance with a further aspect of the present invention, to the extent the reduction in asperity density (number of stress concentration points per surface area at the polishing pad) reduces the material removal rate in the polishing process, the pressure between the polishing pad and workpiece may be increased to thereby compensate for the reduction removal rate. Inasmuch as the increased pressure will be spread out over a greater surface area of contact between the pad and the workpiece, damage to delicate microstructures may be concomitantly minimized.

In accordance with a further aspect of the present invention, the use of a non-cellular or substantially flat polishing pad effectively performs a lapping function on the workpiece, to the extent contact forces are distributed over a greater area for a given applied pressure, achieving maximum flatness and planarity on the workpieces being polished.

In accordance with a further aspect of the present invention, use of a non-cellular and/or substantially flat pad in lieu of the traditional cellular polishing pads facilitates more uniform slurry distribution, reducing non-uniform effects of planarization on the finished workpieces.

Brief Description of the Drawing Figures

The subject invention will hereinafter be described in conjunction with the appended drawing figures, wherein like numerals designate like elements, and:

Figure 1 is a schematic diagram of an exemplary foam polishing pad operating on an exemplary silicon workpiece in an abrasive slurry environment;

Figure 2 is a concept diagram illustrating chemical aspects of a traditional chemical mechanical planarization process;

Figure 3 is a close-up view of an exemplary known polishing pad, showing stress concentration points;

5

10

15

20

25

Figure 4(a) is a schematic cross-section view of an exemplary section of an integrated circuit, showing microelectronic structures imbedded in a dielectric layer, shown in conjunction with a presently known polishing pad;

Figure 4(b) is a schematic representation of the structure of Figure 4(a) upon completion of a presently known polishing process, illustrating localized non-planarity;

Figure 5(a) is a schematic cross-section view of a non-cellular pad in accordance with a preferred embodiment of the present invention; and

Figure 5(b) is a schematic cross-section view of the structure of Figure 5(a) illustrating the enhanced planarity achievable with the substantially flat-"lapping" pad of the present invention.

Detailed Description of Preferred Exemplary Embodiments

Referring now to **Figure 1**, presently known CMP processes typically employ a rigid foam polishing pad 10 to polish the surface of a workpiece 12, for example an integrated circuit layer. An abrasive slurry comprising a plurality of abrasive particles 14 in an aqueous medium is employed at the interface between the pad surface and workpiece surface.

With momentary reference to **Figures 1 and 3**, cellular pad 10 comprises a large number of randomly distributed open cells or bubbles, with exposed, irregularly shaped edges forming the junction between cells. Those edge surfaces 16 which come into contact with surface 18 of workpiece 12 are known as asperities, and support the load applied to pad 10 which results in frictional forces between pad 10 and workpiece 12 as pad 10 is moved laterally (e.g., in a circular planatary manner) with respect to workpiece 12 during the polishing process.

With continued reference to **Figures 1 and 3**, abrasive particles 14 within the slurry are urged onto surface 18 of workpiece 12 by asperities 16, creating high stress concentrations at the contact regions between asperities 16 and surface 18. Thus, **Figure 1** illustrates some of the principle mechanical phenomena associated with known CMP processes.

5

10

15

20

25

Referring now to **Figure 2**, some of the principle chemical phenomena associated with known CMP techniques are illustrated. For example, in the case of polishing silica dialectrics, an ownwardly and impressed onto surface 18 of workpiece 12 by the pad, the chemical bonds which make up the structure of that layer of workpiece 12 in contact with pad 10 become mechanically stressed. The mechanical stress applied to these chemical bonds and their resultant strain increases the affinity of these bonds for hydroxide groups which are attached to abrasive particle 14. When the chemical bonds which comprise surface 18 of workpiece 12 are broken, silanols are liberated from surface 18 and carried away by the slurry. The liberation of these surface compounds facilitates the creation of a smooth, flat, highly planar surface 18.

In the context of a preferred embodiment of the present invention, a slurry is used to effect the chemical/mechanical polishing and planarization effects. More particularly, in the context of the present invention, a "slurry" suitably comprises a chemically and mechanically active solution, for example including abrasive particles coupled with chemically reactive agents. Suitable chemically reactive agents include hydroxides, but may also include highly basic or highly acidic ions. Suitable agents (e.g., hydroxides) are advantageously coupled to the abrasive particles within the slurry solution. In the context of a particularly preferred embodiment, suitable abrasive particles within the slurry may be on the order of 10-200 nanometers in size in the source (dry) state, and most preferably about 30-80 nanometers. This is in contrast to traditional lapping solutions, which may include abrasives having sizes in the range of 0.5-100 micrometers. Suitable slurries in the context of the present invention may also include oxidizing agents (e.g., potassium fluoride), for example in a concentration on the order of 5-20% by weight particle density, and most preferably about 11% by weight particle density.

Referring now to **Figures 3 and 4(a)**, an exemplary workpiece 12 suitably comprises a silicon layer 22 having microelectronic structures 24 disposed thereon (or therein). In accordance with the illustrated embodiment, microstructures 24 may comprise conductors, via holes, or the like, in the context of an integrated circuit. Workpiece 12 further comprises a dielectric layer 20

5

10

15

20

25

applied to the surface of silicon layer 22, which dielectric layer may function as an insulator between successive silicon layers in a multiple-layered integrated circuit.

During the semi-conductor manufacture process, dielectric 20 is placed over silicon layer 22 (and its associated electronic microstructures) in such a way that localized device topographies (e.g., ridges) 26 are formed in the dielectric layer corresponding to microstructures 24. It is these ridges, inter alia, which need to be eliminated during the CMP process to form an ideally uniform, flat, planar surface upon completion the CMP process. However, as is known in the art, present CMP techniques are not always capable of producing a sufficiently flat, planar surface, particularly for small device lithography, for example in the submicrometer (e.g., less than 2.5 micrometer) range.

Referring now to Figures 4(a) and 4(b), the asperities (e.g., projections) associated with the undersurface of polishing pad 10 contact dielectric surface 20 as surface 20 and pad 10 are moved relative to one another during the polishing process. A chemically and mechanically active slurry or other suitable solution (not shown in Figure 4) is provided between the mating surfaces of workpiece 12 and pad 10 to facilitate the polishing process. As pad 10 moves relative to workpiece 12, the asperities associated with pad 10, in conjunction with the abrasive particles comprising the slurry, polish down device topographies (ridges) 26, removing material from the ridges in accordance with the chemical and mechanical phenomena associated with the CMP process described above. In particular, the irregular edges which form the surfaces adjoining the cells of pad 10 tend to deflect or bend as they encounter respective leading edges 28 of ridges 26, trapping abrasive particles between the asperities associated with pad 10 and the edges of respective device topographies 26, wearing down respective edges 28 at a faster rate than the device topography surfaces. During the course of the polishing process, ridges 26 are typically worn down until they are substantially co-planar with surface 18; however, it is known that this planarization process is incomplete. Hence, residual nodes or undulations 30 typically remain proximate microstructures 24 upon completion of the planarization process. Although surface 18(b) associated with workpiece

5

10

15

20

25

12 is certainly more highly planar upon completion of the CMP process than the surface 18(a) associated with workpi ce 12 prior to completion of the planarization process, the existence of nodules can nonetheless be problematic, particularly in future generation integrated circuits wherein extremely high degrees of planarity are desired.

Referring now to **Figure 5**, a "lapping" pad 31 is suitably employed in a CMP process in lieu of polishing pad 10. In accordance with a particularly preferred embodiment, pad 31 suitably comprises a substantially flat surface in contact with workpiece 12, characterized by relatively few surface irregularities 34. In particular, surface irregularities 34 may comprise scratches or other non-planarities associated with the dressing of pad 31; alternatively, irregularities 34 may simply result from the welding together of polymers comprising pad 31, e.g., fused polyethylene, non-cellular urethanes, and the like.

In accordance with a further aspect of the present invention, pad 30 is suitably made from a porous material, which permits the adsorption and/or entrainment of suitable slurries, for example, aqueous high pH slurries comprising colloidal silica such as SC1 manufactured by the Cabot Corp. or Deltapol 4101 manufactured by SpeedFam Corporation of Chandler, Arizona, or cerium oxide slurried or low pH alumina slurries. In accordance with yet a further aspect of the present invention, pad 30 may suitably comprise any suitable flat material soft enough to resist damage to fragile integrated circuit device layers, e.g., flexibilized, epoxies. In this regard, it is desirable that pad 30 be desirably relatively pliable to permit the undersurface of pad 31 to conform to the global topography of a workpiece (e.g., wafers) without damaging the delicate microstructures 24 associated with workpiece 12 as pressures are applied between pad 31 and workpiece 12.

With continued reference to **Figure 5**, as pad 31 is moved laterally relative to workpiece 12, the downward force of pad 31 and, hence, the lateral shearing forces created at the interface between workpiece 12 and pad 31 are spread out over a substantially larger surface area than was the case with pad 10. Consequently, substantially higher pressures may be applied between workpiece 12 and pad 31 than could be applied between workpiece 12 and pad

5

10

15

20

25

10 (see, Figur 4) without damaging the surface of workpi ce 12 (e.g., microstructures 24). Moreover, the flat surface 32 of pad 31, as opposed to the asperities 16 associated with pad 10, urge particles 14 onto surface 18 more uniformly, thereby resulting in a more uniform planar surface 18(b), as shown in Figure 5(b). Indeed, the use of a non-cellular or otherwise substantially flat surface associated with pad 31 greatly reduces the step height of the device microstructures associated with planarized surfaces 18(b).

Although the present invention is set forth herein in the context of the appended drawing figures, it should be appreciated that the invention to the specific forms shown. Various other modifications, variations, and enhancements in the design an arrangement of the non-cellular pad and various process parameters discussed herein may be made without departing from the spirit and scope of the present invention as set forth in the appended claims. For example, a preferred embodiment of the present invention is illustrated herein in the context of a dielectric layer over microelectronic structures; however, the present invention may be useful in the context of both multilevel integrated circuits and other small electronic devices, and for fine finishing, flattening and planarization of a broad variety of chemical, electro-mechanical, electromagnetic, resistive and inductive resistive devices, as well as for the fine finishing, flattening and planarization of optical and electro-optical and mechanical devices. These and other modifications may be made in the design and implementation of various aspects of the invention without departing from the spirit and scope of the invention as set forth in the appended claims.

5

10

15

CLAIMS:

1. A process of chemically and mechanically planarizing a surface of a silicon wafer, comprising the steps of:

providing a non-cellular lapping pad and a polishing slurry which in combination are capable of planarizing the surface of said silicon wafer; and

planarizing the surface of said wafer by contacting said lapping pad and the surface of the wafer with sufficient pressure in the presence of said polishing slurry.

2. An apparatus for chemically and mechanically planarizing a surface of a silicon wafer, comprising:

first mounting means for mounting said silicon wafer to thereby expose a surface of said silicon wafer; and

second mounting means for mounting a non-cellular lapping pad thereto;

15

10

5

wherein said first mounting means is configured to move the exposed surface of said silicon wafer into contact with said lapping pad and press said exposed surface of said wafer against said lapping pad with sufficient pressure in the presence of a polishing slurry.

20

3. The process of claim 1, wherein said planarizing step further comprises the step of pressing said lapping pad against the surface of said silicon wafer and relatively moving said pad with respect to the surface of said wafer along a plurality of directions within a plane defined by said pad and said wafer.

25

4. The process of claim 1, wherein said step of planarizing further comprises the step of pressing the surface of said wafer against said lapping pad and relatively moving the surface of said wafer with respect to said lapping pad along a plurality of directions within a plane defined by said lapping pad and said wafer.

30

An apparatus for chemically and mechanically planarizing a surface of a silicon wafer, comprising:

a first mounting plate for mounting a silicon wafer so that a surface of said wafer is exposed;

a second mounting plate having a non-cellular lapping pad attached thereto;

wherein said first and said second mounting plates are configured to move the exposed surface of said wafer into contact with said lapping pad in the presence of a polishing slurry so that the surface of said wafer is planarized.

- 6. The apparatus of claim 5, wherein said first mounting plate is configured to press the exposed surface of said wafer against said lapping pad and move the exposed surface of said wafer with respect to said lapping pad in at least one direction within a plane defined by said lapping pad and said wafer.
- 7. The apparatus of claim 5, wherein said second mounting plate is configured to press the lapping pad against the exposed surface of said wafer and move said lapping pad with respect to the exposed surface of said wafer in at least one direction within a plane defined by said lapping pad and said wafer.
- 8. The apparatus of claim 2, wherein the polishing slurry includes: about 5-20% by weight of a chemical agent having a particle size of about 10-200 nanometers selected from the group consisting of a hydroxide and potassium fluoride; and

a mechanical agent selected from the group consisting of colloidal silica, cerium oxide and alumina.

- 9. The apparatus of claim 8, wherein the polishing slurry includes: about 11% by weight of the chemical agent; and the mechanical agent having a particle size of about 30-80 nanometers.
 - 10. The apparatus of claim 5, wherein the polishing slurry includes:

10

15

20

about 5-20% by weight of a chemical agent having a particle size of about 10-200 nanometers selected from the group consisting of a hydroxide and potassium fluoride; and

a mechanical agent selected from the group consisting of colloidal silica, cerium oxide and alumina.

11. The apparatus of claim 10, wherein the polishing slurry includes: about 11% by weight of the chemical agent; and

the mechanical agent having a particle size of about 30-80 nanometers.

10

15

20

25

5

12. The process of claim 1, wherein the polishing slurry includes: about 5-20% by weight of a chemical agent having a particle size of

about 10-200 nanometers selected from the group consisting of a hydroxide and

potassium fluoride; and

a mechanical agent selected from the group consisting of colloidal silica, cerium oxide and alumina.

13. The process of claim 12, wherein the polishing slurry includes: about 11% by weight of the chemical agent; and

the mechanical agent having a particle size of about 30-80 nanometers.

- 14. The apparatus of claim 2, wherein the non-cellular lapping pad is constructed from fused polyethylene, flexibilized epoxy or non-cellular urethane.
- 15. The apparatus of claim 5, wherein the non-cellular lapping pad is constructed from fused polyethylene, flexibilized epoxy or non-cellular urethane.
 - 16. The process of claim 1, wherein the non-cellular lapping pad is constructed from fused polyethylene, flexibilized epoxy or non-cellular urethane.

17. The apparatus of claim 2, wherein the non-cellular lapping pad is constructed from a porous material capable of adsorbing and entraining the polishing slurry.

- 18. The apparatus of claim 5, wherein the non-cellular lapping pad
 is constructed from a porous material capable of adsorbing and entraining the polishing slurry.
 - 19. The process of claim 1, wherein the non-cellular lapping pad is constructed from a porous material capable of adsorbing and entraining the polishing slurry.






FIG. 2

CHEMICAL COMPONERT

Double Layer of OH⁻ on Abrasive is the Contact Source for Silanol Bond Formation





SUBSTITUTE SHEET (RULE 26)






FIG. 4B





SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

Inte. Inal Application No PCT/US 97/09901

		PC1/03 37/03301
A. CLASSIFICATION OF SUBJECT MATTER IPC 6 B24B37/04 H01L21/30	6	
According to International Patent Classification (IPC) or	to both national classification and IPC	
B. FIELDS SEARCHED Minimum documentation searched (classification system)	followed by classification symbols)	
IPC 6 B24B H01L		
Documentation searched other than minimum documentation	tion to the extent that such documents are in-	ciuded in the fields searched
Electronic data base consulted during the international sea	arch (name of data base and, where practical	. search terms used)
	,	
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category Citation of document, with indication, where	e appropriate, of the relevant passages	Relevant to claim No.
CORP (JP)) 3 January	EP 0 348 757 A (NIPPON SILICONE KK; SONY CORP (JP)) 3 January 1990 see column 1, line 10 - line 28 see claims 1-16	
US 5 489 233 A (COOK February 1996	US 5 489 233 A (COOK LEE M ET AL) 6 February 1996	
see column 5, line 24	see column 5, line 24 - column 6, line 11 see claims 1,19; figures 1,2; example 1	
July 1991	EP 0 439 124 A (MICRON TECHNOLOGY INC) 31 July 1991 see claims 1,2; figures 4-6	
-	-/	
Further documents are listed in the continuation of	of box C. X Patent family	y members are listed in annex.
* Special categories of cited documents: 'A' document defining the general state of the art which considered to be of particular relevance 'E' earlier document but published on or after the intern	is not or priority date cited to understa invention	sublished after the international filing date and not in conflict with the application but and the principle or theory underlying the
filing date "L" document which may throw doubts on priority claim which is cited to establish the publication date of an citation or other special reason (as specified)	cannot be conse (s) or involve an inver- nother 'Y' document of par cannot be conse	ticular relevance; the claimed invention dered novel or cannot be considered to the time step when the document is taken alone troular relevance; the claimed invention dered to involve an inventive step when the
 O document referring to an oral disclosure, use, exhibition other means P document published prior to the international filing 	ition or document is con ments, such con date but in the art.	nbined with one or more other such docu- nbination being obvious to a person skilled
later than the priority date claimed Date of the actual completion of the international search		or of the same patent family of the international search report
4 September 1997		2 4 -09- 1997
Name and mailing address of the ISA European Patent Office, P.B. 5818 Pater NL - 2280 HV Rijswyk	Authorized office	a
Tel. (+31-70) 340-2040, Tx. 31 651 epo Fax: (+31-70) 340-3016	ni, Hamme	I, E

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Inte. Inal Application No PCT/US 97/09901

1

Form PCT/ISA/210 (continuation of second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT

Inte. Onal Application No PCT/US 97/09901

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0348757 A	03-01-90	JP 2036069 A JP 2028925 A DE 68920365 D DE 68920365 T US 5096854 A	06-02-90 31-01-90 16-02-95 08-06-95 17-03-92
US 5489233 A	06-02-96	CN 1126455 A DE 701499 T EP 0701499 A JP 8511210 T WO 9527595 A	10-07-96 24-10-96 20-03-96 26-11-96 19-10-95
EP 0439124 A	31-07-91	US 5177908 A US 5020283 A US 5421769 A US 5297364 A	12-01-93 04-06-91 06-06-95 29-03-94
WO 9404599 A	03-03-94	AU 4798493 A CN 1082567 A EP 0656031 A JP 8500622 T US 5578362 A	15-03-94 23-02-94 07-06-95 23-01-96 26-11-96